

Amendments to the Claims

Please cancel claim 32. Please amend claims 4, 20, 24, 33 and 34. The currently pending claims after amendment are listed below.

1 1. (Original) A digital data processing device, comprising:

2 a memory, said memory containing a page table, said page table having a plurality of page
3 table entries corresponding to addressable pages, wherein each of a plurality of said page table
4 entries contains, for each of a plurality of cacheable sub-units of the corresponding addressable
5 page, respective cacheable sub-unit reference history data;

6 at least one processor;

7 at least one cache for temporarily storing data from said memory; and

8 a pre-fetch engine, said pre-fetch engine pre-fetching selective cacheable sub-units of
9 addressable pages to said at least one cache, said pre-fetch engine selecting cacheable sub-units of
10 addressable pages for pre-fetching using said cacheable sub-unit reference history data.

1 2. (Original) The digital data processing device of claim 1, wherein said pre-fetch engine

2 identifies a page for selective pre-fetching upon the occurrence of at least one pre-defined event

3 with respect to said page, and responsive to identifying a page for selective pre-fetching, selects

4 cacheable sub-units of the identified page for pre-fetching using said cacheable sub-unit reference

5 history data.

1 3. (Original) The digital data processing device of claim 2, wherein said pre-defined event

2 with respect to said identified page comprises loading address translation data for said page into

3 an address translation cache structure.

1 4. (Currently Amended) The digital data processing device of claim 3, wherein said address
2 translation cache structure is an ~~effective-to-real~~ effective-to-real address translation table
3 (ERAT).

1 5. (Original) The digital data processing device of claim 1, wherein said reference history
2 data comprises an up-or-down counter which is incremented on the occurrence of at least one pre-
3 defined event of a first set and decremented on the occurrence of at least one pre-defined event of
4 a second set.

1 6. (Original) The digital data processing device of claim 5, wherein said up-or-down counter
2 is incremented if a respective cacheable sub-unit is loaded to said cache and referenced while in
3 said cache, and decremented if the respective cacheable sub-unit is loaded to said cache and not
4 referenced while in said cache.

1 7. (Original) The digital data processing device of claim 1, wherein said digital data
2 processing device comprises a plurality of caches at a plurality of cache levels, and wherein said
3 pre-fetch engine pre-fetches data to different cache levels.

1 8. (Original) The digital data processing device of claim 1, wherein said digital data
2 processing system comprises:
3 a plurality of processors;
4 a plurality of caches at a plurality of cache levels, wherein a first of said cache levels
5 comprising a plurality of caches, each cache associated with a single respective processor, and
6 wherein a second of said cache levels comprises at least one cache which is shared by a plurality
7 of processors.

1 9. (Original) The digital data processing device of claim 1, wherein said digital data
2 processing system further comprises:

3 an address translation mechanism which translates effective addresses in an address space
4 of a task executing on said at least one processor to virtual addresses in a global address space of
5 said digital data processing system, and translates said virtual addresses to real addresses
6 corresponding to physical memory locations in said memory.

1 10. (Original) The digital data processing device of claim 9, wherein said pre-fetch engine
2 further pre-fetches address translation data into at least one address translation cache structure of
3 said address translation mechanism.

1 11. (Original) A method for pre-fetching data to at least one cache a digital data processing
2 device, comprising the steps of:

3 maintaining, for each of a plurality of memory pages in a memory of said digital data
4 processing device, at least one respective up-or-down counter, each said counter being
5 incremented upon the occurrence of an event of a first type with respect to data in the memory
6 page corresponding to the counter, and decremented upon the occurrence of an event of a second
7 type with respect to data in the memory page corresponding to the counter; and
8 determining whether to pre-fetch data in a page of memory based on a value of said at least
9 one up-or-down counter corresponding to the memory page.

1 12 (Original) The method for pre-fetching data of claim 11,
2 wherein said step of maintaining at least one up-or-down counter comprises maintaining,
3 for each said memory page, a plurality of respective up-or-down counters in a page entry in a page
4 table corresponding to the memory page, each up-or-down counter corresponding to a respective
5 cacheable sub-unit of the memory page represented by the corresponding page entry in said page
6 table, each said counter being incremented upon the occurrence of an event of said first type with
7 respect to data in the cacheable sub-unit corresponding to the counter, and decremented upon the
8 occurrence of an event of said second type with respect to data in the cacheable sub-unit
9 corresponding to the counter; and
10 wherein said step of determining whether to pre-fetch data in a page of memory comprises
11 determining whether to pre-fetch a cacheable sub-unit of the page in memory based on a value of
12 the up-or-down counter corresponding to the cacheable sub-unit.

1 13. (Original) The method for pre-fetching data of claim 12, wherein said cacheable sub-unit
2 corresponds to the size of a cache line of at least one cache of said digital data processing device.

1 14. (Original) The method for pre-fetching data of claim 12, wherein said step of determining
2 whether to pre-fetch data in a page comprises:
3 identifying a page for selective pre-fetching upon the occurrence of at least one event of a
4 third type with respect to said page;
5 responsive to identifying a page for selective pre-fetching, selecting cacheable sub-units of
6 the identified page for pre-fetching using said cacheable sub-unit reference history data.

1 15. (Original) The method for pre-fetching data of claim 14, wherein said pre-defined event
2 with respect to said identified page comprises loading address translation data for said page into
3 an address translation cache structure.

1 16. (Original) The method for pre-fetching data of claim 11,
2 wherein said event of said first type comprises loading said data into a cache of said digital
3 data processing device, and referencing said data while it is in the cache; and.
4 wherein said event of said second type comprises loading said data into a cache of said
5 digital data processing device, and casting said data out of said cache before it is referenced.

1 17. (Original) A processor for a digital data processing device, comprising:
2 an instruction unit determining instruction sequences;
3 an execution unit executing instructions in said instruction sequences;
4 at least one cache for temporarily storing data from a memory of said digital data
5 processing device for use by at least one of said instruction unit and said execution unit;
6 a pre-fetch engine, said pre-fetch engine pre-fetching selective cacheable sub-units of
7 addressable pages of said memory to said at least one cache, said pre-fetch engine selecting
8 cacheable sub-units of addressable pages for pre-fetching using cacheable sub-unit reference
9 history data obtained from said memory; and
10 reference history maintenance logic, said reference history maintenance logic updating said
11 reference history data corresponding to each respective cacheable sub-unit in response to
12 reference history events occurring in said processor with respect to the respective cacheable sub-
13 unit.

1 18. (Original) The processor for a digital data processing device of claim 17, wherein said
2 pre-fetch engine identifies an addressable page for selective pre-fetching upon the occurrence of
3 at least one pre-defined event with respect to said addressable page, and responsive to identifying
4 an addressable page for selective pre-fetching, selects cacheable sub-units of the identified
5 addressable page for pre-fetching using said cacheable sub-unit reference history data.

1 19. (Original) The processor for a digital data processing device of claim 18, wherein said
2 pre-defined event with respect to said identified addressable page comprises loading address
3 translation data for said page into an address translation cache structure.

1 20. (Currently Amended) The processor for a digital data processing device of claim 19,
2 wherein said address translation cache structure is an ~~effective-to-real~~ effective-to-real address
3 translation table (ERAT).

1 21. (Original) The processor for a digital data processing device of claim 17, wherein said
2 reference history data comprises an up-or-down counter which is incremented on the occurrence
3 of at least one pre-defined event of a first set and decremented on the occurrence of at least one
4 pre-defined event of a second set.

1 22. (Original) The processor for a digital data processing device of claim 21, wherein said up-
2 or-down counter is incremented if a respective cacheable sub-unit is loaded to said cache and
3 referenced while in said cache, and decremented if the respective cacheable sub-unit is loaded to
4 said cache and not referenced while in said cache.

1 23. (Original) The processor for a digital data processing device of claim 17, wherein said
2 pre-fetch engine further pre-fetches address translation data into at least one address translation
3 cache structure of an address translation mechanism.

1 24. (Currently Amended) A digital data processing device, comprising:

2 at least one processor which generates memory references to memory address locations;

3 a memory, said memory containing a page table, said page table having a plurality of page
4 table entries corresponding to addressable pages, wherein each of ~~a plurality~~ at least some of said
5 page table entries contains persistent reference history data with respect to memory references
6 generated by said at least one processor to memory address locations within the corresponding
7 addressable page, said persistent reference history data being maintained throughout the life of the
8 corresponding addressable page in memory;

9 at least one cache for temporarily storing data from said memory for use in satisfying said
10 memory references generated by said at least one processor; and

11 a pre-fetch engine, said pre-fetch engine pre-fetching data from said addressable pages to
12 said at least one cache, said pre-fetch engine selecting data for pre-fetching using said persistent
13 reference history data.

1 25. (Original) The digital data processing device of claim 24, wherein said digital data
2 processing system comprises a plurality of processors, and said persistent reference history data is
3 based on reference events occurring in said plurality of processors.

1 26 (Original) The digital data processing device of claim 24,
2 wherein each said page table entry contains, for each of a plurality of cacheable sub-units
3 of the corresponding addressable page, respective cacheable sub-unit reference history data; and
4 wherein said pre-fetch engine determines whether to pre-fetch a cacheable sub-unit of the
5 page in memory based on the respective cacheable sub-unit reference history data..

1 27. (Original) The digital data processing device of claim 24, wherein said persistent
2 reference history data comprises an up-or-down counter which is incremented on the occurrence
3 of at least one pre-defined event of a first set and decremented on the occurrence of at least one
4 pre-defined event of a second set.

1 28. (Original) The digital data processing device of claim 27, wherein said up-or-down
2 counter is incremented if data in a respective addressable page is loaded to said cache and
3 referenced while in said cache, and decremented if data in the respective addressable page is
4 loaded to said cache and not referenced while in said cache.

1 29. (Original) The digital data processing device of claim 24, wherein said digital data
2 processing device comprises a plurality of caches at a plurality of cache levels, and wherein said
3 pre-fetch engine pre-fetches data to different cache levels.

1 30. (Original) The digital data processing device of claim 24, wherein said digital data
2 processing system further comprises:
3 an address translation mechanism which translates effective addresses in an address space
4 of a task executing on said at least one processor to virtual addresses in a global address space of
5 said digital data processing system, and translates said virtual addresses to real addresses
6 corresponding to physical memory locations in said memory.

1 31. (Original) The digital data processing device of claim 30, wherein said pre-fetch engine
2 further pre-fetches address translation data into at least one address translation cache structure of
3 said address translation mechanism.

32. (Cancelled) .

1 33. (Currently Amended) ~~The~~ A digital data processing device ~~of claim 32~~, comprising:
2 a plurality of processors;
3 a memory, said memory containing a page table, said page table having a plurality of page
4 table entries corresponding to addressable pages, wherein each of at least some of said page table
5 entries contains persistent reference history data with respect to the corresponding addressable
6 page, said persistent reference history data containing reference history from said plurality of
7 processors, wherein each said page table entry contains, for each of a plurality of cacheable sub-
8 units of the corresponding addressable page, respective cacheable sub-unit reference history data;
9 at least one cache for temporarily storing data from said memory; and
10 a pre-fetch engine, said pre-fetch engine pre-fetching data from said addressable pages to
11 said at least one cache, said pre-fetch engine selecting data for pre-fetching using said persistent
12 reference history data, wherein said pre-fetch engine determines whether to pre-fetch a cacheable
13 sub-unit of the page in memory based on the respective cacheable sub-unit reference history data.

1 34. (Currently Amended) ~~The~~ A digital data processing device ~~of claim 32~~, comprising:
2 a plurality of processors;
3 a memory, said memory containing a page table, said page table having a plurality of page
4 table entries corresponding to addressable pages, wherein each of at least some of said page table
5 entries contains persistent reference history data with respect to the corresponding addressable
6 page, said persistent reference history data containing reference history from said plurality of
7 processors, wherein said persistent reference history data comprises an up-or-down counter which
8 is incremented on the occurrence of at least one pre-defined event of a first set and decremented
9 on the occurrence of at least one pre-defined event of a second set;
10 at least one cache for temporarily storing data from said memory; and
11 a pre-fetch engine, said pre-fetch engine pre-fetching data from said addressable pages to
12 said at least one cache, said pre-fetch engine selecting data for pre-fetching using said persistent
13 reference history data.